Return to Article Details High Speed Area Efficient VLSI Architecture for DCT and DHT Algorithm Download Download PDF