Analysis of Resistive Type SFCL for Optimum Performance with Relay using AI Techniques


  • Vipul Sharma M. Tech. Scholar, NRI Institute of Research & Technology, Bhopal, India
  • Ms. Madhu Upadhyay Head of Department, NRI Institute of Research & Technology, Bhopal, India


SFCL, DG, SC, Shunt.


The fault current levels of an interconnected power network have witnessed a general rise due to increase in power demand. In this study are designing of test system comprising of superfluous fault current limiter.  This system shall be used to check the different AI based control algorithms on relay operation. The coordination and control of the relay based in accordance with the SFCL operation by using an efficient artificial based technique. To reduce the operating time of SFCL and senses the fault current quickly to overcome its effects. The best proposed algorithm should be implemented in an IEEE 9 bus system comprising of hybrid renewable energy resource. The system is effective and efficient while dealing with the fault situation. The work has done experiments on a test system and studied the effects of SFCL on it by changing the controlling algorithms for fast sensing and mitigation of fault current in the relay circuit.


Download data is not yet available.


Metrics Loading ...


[1] AlexandreBitencourt, Henrique Koji “Technical and Operational Analysis of Fault Current Limiters” DOI: 10.18618/REP. 2020.1.0061 March 2020.
[2] SankalpaBohidar, Renu Sharma “Modeling of Resistive Type Superconducting Fault Current Limiter” International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 – 8958, Volume-8, Issue-6S3, September 2019.
[3] Ahmed Hatata, A.S. Ebeid “Application of resistive super conductor fault current limiter for protection of grid-connected DGs” AEJ - Alexandria Engineering Journal vol. 57, issue 4. November 2018.
[4] R. Haider, M. S. Zaman, “Modeling and Analysis of Resistive Type Superconducting Fault Current Limiters for Coordinated Microgrid Protection” Paper submitted to the International Conference on Power Systems Transients (IPST2017) in Seoul, Republic of Korea June 26-29, 2017.
[5] Xiuchang Zhang, Harold S. Ruiz “Power flow analysis and optimal locations of resistive type superconducting fault current limiters” SpringerPlus volume 5, 14 November 2016.
[6] Mrs. Kavya K.R, Mr. JoysunD’souza “A New Micro grid Fault Current Limiter for Transient Performance Improvement” JSDR | Volume 1, Issue 5, 2016.
[7] Vaishnavi B V, AngelinSuji R S “Superconducting Fault Current Limiter & Its Application” International Journal of Scientific & Engineering Research, Volume 7, Issue 5, May-2016
[8] O.Mahesh, G. Hari Krishna “Superconducting Fault Current Limiter For Energy Storage Protection Under Grounded Faults In A Micro Grid” International Research Journal of Engineering and Technology (IRJET). Volume: 02 Issue: 07 | Oct-2015.
[9] Y. Zhang, and R. A. Dougal, “State of the Art of Fault Current Limiters and Their Applications in Smart Grid,” IEEE Conf in Power and Energy Society General Meeting, year 2012, pp.1-6.
[10] S. Yadav, G. K. Choudhary, and R. K. Mandal, “Review on Fault Current Limiters,” International Journal of Engineering Research & Technology, Vol. 3, No. 4, pp. 1595–1603, 2014.




How to Cite

Sharma, V., & Upadhyay, M. M. (2020). Analysis of Resistive Type SFCL for Optimum Performance with Relay using AI Techniques. SMART MOVES JOURNAL IJOSCIENCE, 6(4), 17–25. Retrieved from