Delay Optimization and Power Optimization of 4-Bit ALU Designed in FS-GDI Technique

Authors

  • Rimjhim Saxena M.Tech. Scholar, SAM College of Science and Technology, Bhopal, M.P, India
  • Kiran Sharma Assit. Professor, SAM College of Science and Technology, Bhopal,M.P, India

DOI:

https://doi.org/10.24113/ijoscience.v6i2.264

Keywords:

Optimization, FS-GDI Technique

Abstract

In this thesis proposed a reduction of delay, leakage current, leakage power. First find out the leakage current and leakage power. This thesis uses a gate diffusion input technique. By using this no of transistor is reduced. If number of transistor is reduced, area is also reduced, leakage current also affected.

To study all parameter in this thesis uses a 2x1 MUX, 4x1MUX,16x1 MUX and ALU. Applying a GDI technique and also implemented by using a CMOS technique. Then do comparisons on GDI and CMOS technique and do a capacitance calculation.

To implement all those things use a microwind 3.1 and DSCH 2.0. It is an Electronic Design Automation (EDA) environment that allows implementing a integrating in a single framework different applications and tools, allowing supporting all the stages of IC design and verification from a single environment. The resulting layout must verify some geometric rules dependent on the technology (design rules). Now checked with a Design Rule Checker (DRC) to find any error in the layout diagram and them simulation is performed.

In implementing and do a comparisons of GDI and CMOS technique we get a 75% advantage in 2x1 MUX in counting the number of transistor. In 4x1 MUX we get again a 75% gain in the number of transistor. In 8x1 MUX, give a 78% benefits in the number of transistor. In 16x1 MUX, give a 81% benefits in the number of transistor. In 1 bit ALU give a 54% benefits in the number of transistor.

If related power consumption, get a 74% benefits in comparisons of GDI and CMOS technique in 2x1 MUX. In 4x1mux give the advantage of 79% in the power consumption in comparisons of GDI and CMOS technique. In 8x1mux give the advantage of 78% in the power consumption in comparisons of GDI and CMOS technique. In 16x1mux give the advantage of 79% in the power consumption comparisons of GDI and CMOS technique. In bit ALU give the advantage of 64% in the power consumption in comparisons of GDI and CMOS technique.

Downloads

Download data is not yet available.

References

1]Vijaya Shekhawat, Tripti Sharma and Krishna Gopal Sharma,” 2-Bit Magnitude Comparator using GDI Technique”, IEEE International Conference on Recent Advancesand Innovations in Engineering (ICRAIE-2014), May 09-11, 2014, Jaipur, India.
[2]Krishnendu Dhar, Aanan Chatterjee, Sayan Chatterjee,” Design of Energy Efficient High Speed Low Power Full Subtractor Using GDI Technique”, IEEE, 2014.
[3]Gholamreza Shomalnasab and Lihong Zhang,” New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE 2014.
[4]Mohammad Shueb Romi, Naushad Alam, and M. Yusuf Yasin,” An Analytical Delay Model for CMOS Inverter-Transmission Gate Structure”, IEEE 2014.
[5]Krishnendu Dhar,” Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology”, IEEE 2014.
[6]E.J. Priyanka, S. Vanitha, P.C.Rupa,” Design Of GDI Based 4-Bit Multiplier Using Low Power Adder Cells”, National Conference On VLSI And Embedded Systems 2013.
[7]Kaushik Roy, Fellow, IEEE, Saibal Mukhopadhyay, Student Member, IEEE, And Hamid Mahmoodi-Meimand,” Leakage Current Mechanisms And Leakage Reduction Techniques In Deep-Submicrometer CMOS Circuits”, IEEE, Vol. 91, No. 2, February 2013.
[8]Afshin Abdollahi, Farzan Fallah, Massoud Pedram,” Leakage Current Reduction In Sequential Circuits By Modifying The Scan Chains”, International Symposium On Quality Electronic Design (ISQED’03) 2003 IEEE.
[9]Afshin Abdollahi, Farzan Fallah, And Massoud Pedram,” Leakage Current Reduction In CMOS VLSI Circuits By Input Vector Control”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 2, February 2004.
[10]Dongwoo Lee, Student Member, IEEE, David Blaauw, Member, IEEE, And Dennis Sylvester, Member, IEEE,” Gate Oxide Leakage Current Analysis And Reduction For VLSI Circuits”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 2, February 2004.

Downloads

Published

02/10/2020

How to Cite

Saxena, R., & Sharma, K. (2020). Delay Optimization and Power Optimization of 4-Bit ALU Designed in FS-GDI Technique. SMART MOVES JOURNAL IJOSCIENCE, 6(2), 1–12. https://doi.org/10.24113/ijoscience.v6i2.264