“CMOS Implementation of 5T SRAM with Low Power Dissipation”, IJOSCIENCE, vol. 7, no. 8, pp. 19–29, Aug. 2021, doi: 10.24113/ijoscience.v7i8.400.