“High Speed Area Efficient VLSI Architecture for DCT and DHT Algorithm”. 2017. SMART MOVES JOURNAL IJOSCIENCE 3 (5): 18-22. https://doi.org/10.24113/ijoscience.v3i5.53.