CMOS Implementation of 5T SRAM With Low Power Dissipation. IJOSCIENCE 2021, 7 (8), 19-29. https://doi.org/10.24113/ijoscience.v7i8.400.