(1)
Estimation of Delay to Consider Leakage in CMOS VLSI Circuit. IJOSCIENCE 2018, 4 (11), 13-18. https://doi.org/10.24113/ijoscience.v4i11.205.