“Estimation of Delay to Consider Leakage in CMOS VLSI Circuit”, IJOSCIENCE, vol. 4, no. 11, pp. 13–18, Nov. 2018, doi: 10.24113/ijoscience.v4i11.205.